Senior SoC Verification Engineer

Senior SoC Verification Engineer

Full-Time 90000 - 110000 $ / year (est.) On-site
M

At a Glance

  • Tasks: Own verification processes and develop UVM-based test environments for advanced SoC designs.
  • Company: Leading recruitment firm in Australia with a focus on cutting-edge technology.
  • Benefits: Supportive environment, career growth opportunities, and a focus on technical excellence.
  • Other info: Exciting opportunity in Adelaide with a collaborative and innovative culture.
  • Why this job: Join a dynamic team and work on innovative SoC designs that shape the future.
  • Qualifications: 5+ years in digital design or SoC verification, strong System Verilog/Verilog skills.

The predicted salary is between 90000 - 110000 $ per year.

A leading recruitment firm in Australia seeks a Verification Engineer to join a cutting-edge So C design team in Adelaide.

In this role, you will take ownership of verification processes for advanced designs and develop UVM-based test environments.

Ideal candidates should have over 5 years of experience in digital design or So C verification, with strong skills in System Verilog/Verilog and familiarity with industry-standard tools.

Enjoy a supportive environment focused on technical excellence and career growth.

#J-18808-Ljbffr

Senior SoC Verification Engineer employer: Motion Recruitment

Join a dynamic team in Sydney where creativity meets strategy, and your ideas can truly shine. As a Social Creative Designer, you'll enjoy a collaborative work culture that values innovation and encourages professional growth, all while working on exciting campaigns for diverse clients. With a hybrid working model and competitive salary, this role offers the perfect balance of flexibility and opportunity to make a meaningful impact in the world of social media.

M

Contact Details:

Motion Recruitment Recruitment Team

We think you need these skills to ace Senior SoC Verification Engineer

UVM
RTL
SoC Verification
Digital Design
System Verilog
Verilog
Verification Processes